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ABSTRACT
In this paper a self-biased current reference based on Metal-Oxide-Semiconductor Field Effect 
Transistor (MOSFET) Zero Temperature Coefficient (ZTC) condition is proposed. It can be imple-
mented in any Complementary Metal-Oxide-Semiconductor (CMOS) fabrication process and pro-
vides another alternative to design current references. In order to support the circuit design, ZTC 
condition is analyzed using a MOSFET model that is continuous from weak to strong inversion, show-
ing that this condition always occurs from moderate to strong inversion in any CMOS process. The 
proposed topology was designed in a 180 nm process, operates with a supply voltage from 1.4V to 
1.8 V and occupies around 0.010mm2 of silicon area. From circuit simulations our reference showed 
a temperature coefficient (TC) of 15 ppm/oC from -40 to +85oC, and a fabrication process sensitivity 
of σ/μ = 4.5% for the current reference, including average process and local mismatch variability 
analysis. The simulated power supply sensitivity is estimated around 1%/V.
Index Terms: MOSFET ZTC Condition, Current Reference Source and Low Temperature Coefficient.
I. INTRODUCTION
Current references are essential building blocks 
for analog, mixed-signal and RF designs, often be-
ing used for biasing of analog subsystems inside the 
chip. The usual way to generate a current reference 
is through the implementation of a voltage reference 
[1], [7], [10], [16] and applying this voltage over a 
resistive device [2]. Another approach is using a de-
vice where a physical property or condition naturally 
establishes an operating current, which can be used as 
a reference [3]– [6], [8], [9], [14], [18].
Any kind of Direct Current (DC) reference, ei-
ther a voltage or a current one, must offer apprecia-
ble thermal stability and power supply rejection, as its 
main characteristics. In addition, adequate fabrication 
repeatability ensures that the biasing operation point of 
the analog blocks is almost the same in every fabricated 
chip, and reveals how sensitive the current generator 
is with respect to fabrication process variations [19].
The main idea of this paper is to use the phys-
ical condition of MOSFETs called “zero temperature 
coefficient” (ZTC) to implement a circuit topology 
where the resulting current offers low sensitivity to 
temperature and process variations. This condition 
defines a biasing point where the drain current pres-
ents small temperature sensitivity, as can be seen in 
Fig. 1. The ZTC current condition occurs for every 
MOSFET in any technology, for N-Channel Metal-
Oxide-Semiconductor (NMOS) and P-Channel Metal-
Oxide-Semiconductor (PMOS) transistors, and it is 
the effect of mutual cancellation of the channel carrier 
mobility and the threshold voltage dependencies on 
temperature [4]. Remembering that the drain current 
increases when mobility increases and when threshold 
voltage decreases, and that mobility and threshold volt-
age both decrease when temperature increases, it can 
Figure 1. NMOS ZTC point for (a) 180 and (b) 350nm bulk-CMOS 
processes.
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be proved that both effects can cancel each other at a 
certain bias point. Fig. 1 presents the drain current vs 
gate-source voltage of NMOS transistors under three 
temperatures for two different fabrication process, and 
in both figures a convergence point can be seen for the 
three I-V curves drawn.
The traditional analysis of this effect presented 
in literature is based on the strong inversion quadratic 
MOSFET model [4]. In this work we use a different 
analytical approach, based on a continuous MOSFET 
model that can predict its behavior from weak to strong 
inversion [11][21]. Based on this analysis, we verify 
that the ZTC point occurs from moderate to strong 
inversion for any CMOS process.
This paper is organized as follows. In Section II, 
an analytical formulation and the discussion about the 
ZTC operating point using an all-region CMOS com-
pact model are presented. In Section III, simulation 
results from three fabrication processes are presented, 
regarding the ZTC operating point. After selecting 
a fabrication process for our design, in Section IV a 
self-biased CMOS current reference topology is pro-
posed and described. The simulation results are pre-
sented in section V, followed by comparisons to other 
references proposed in literature. Finally, in section VI, 
the concluding remarks are drawn.
II. MOSFET ZTC CONDITION
MOSFET ZTC condition derives from mutual 
cancellation of mobility and threshold voltage depen-
dencies on temperature [4]-[5], at a particular gate-
to-bulk voltage bias. The drain current ZTC operating 
bias point was firstly defined in [4] and after in other 
correlated publications, always based on strong inver-
sion quadratic MOSFET model. From [4], ZTC oper-
ating point is given by Eqs. (1) and (2). 
 (1)
 (2)
where T0 is the room temperature, VT0(T0) is 
the threshold voltage at room temperature, n is  the 
slope factor, VSB is the source-bulk voltage, αVT0 is the 
thermal coefficient of the threshold voltage (a nega-
tive parameter, since VT0 decreases with temperature), 
μ(T0) is the low field mobility at room temperature, 
C’ox is the oxide capacitance per unit of area and (W/L) 
is the transistor aspect ratio.  and  are defined as gate-
bulk and drain current ZTC bias point, respectively.
Fig. 1 (a) shows the drain current (in a log scale) 
as a function of gate-bulk voltage (VGB) of a saturated 
long-channel NMOSFET, simulated under tempera-
tures ranging from -45 to +85oC, for a 180 nm pro-
cess. ZTC operation point can be seen around VGB ≈ 
760mV for a transistor with VT0 = 430mV, resulting 
that ZTC point occurs for an overdrive voltage around 
330mV, meaning the transistor operates in strong in-
version. Fig. 1 (b) shows the same for an NMOS tran-
sistor in a 350 nm CMOS process.
In a more general analysis, we can suppose that 
the ZTC condition can also happen in moderate inver-
sion and a more complete MOSFET model must be 
used, such as one presented in [11], which describes 
continuously transistor behavior at any inversion level. 
The well-known Advanced Compact Model (ACM) 
is a design-oriented MOSFET model suitable for an-
alog integrated-circuit design. From this model, Eqs 
(3) and (4) give the drain current of a long channel 
NMOSFET. 
 (3)
 (4)
where IF(R) is the forward (reverse) current, if(r) 
is the forward (reverse) inversion coefficient, IS is the 
normalization current, and ϕt is the thermal voltage.
Also from this model, Eqs. (5), (6) and (7) re-
late source and drain inversion coefficients (forward 
and reverse), if and ir, with the three external voltages 
applied to transistor terminals, VGB, VSB and VDB, us-
ing bulk terminal as reference.
 (5)
 (6)
 (7)
where VP is called the pinch-off voltage, ϒ is the 
body effect coefficient, VFB is the flat band voltage and 
ϕF is the Fermi potential at the bulk of semiconductor 
under transistor channel.
First order temperature dependence of VT0 can 
be given by Eqs. (8) and (9) [11].
 (8)
 (9)
where q is the electron charge and EG is the sil-
icon band-gap energy. Fig. 2 presents expected values 
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for αVT0  for wide ranges of doping concentration (NA) 
and oxide thickness (tox) [13]. The target-technologies 
for this study are below 350 nm, which corresponds to 
αVT0 values between -3.5 and -0.5 mV/
oC [13], that is 
the range used in the following analysis. In addition, 
Eq. (10) gives the thermal mobility dependence [13].
 (10)
where αμ is the temperature dependence power 
for mobility model. Since the carriers in inversion layer 
of transistors undergo several scattering mechanisms, 
αμ is negative, and its value depends on prevalent scat-
tering mechanisms (such as Coulombic, phonon, or 
interface scatterings - all of them interfering on car-
rier transport). Related to electron mobility and un-
der room temperature this parameter varies in a range 
from -1.5 for high doping concentrations to – 2.4 for 
light doping concentrations [13].
If one derives the drain current expression for 
temperature in saturation region (ir << if), the con-
dition where its temperature dependence is negligible 
can be found, i.e., 
 
Using Eq. (3) and 
deriving it as a function of temperature. 
 (11)
The   can be found deriving Eqs. (5) and 
(6) with respect to temperature, to find that
 (12)
As VGB and VSB are temperature independent, 
 (13)
Assuming that  and putting (8) in (13)
 
(14)
Noting that the second term of the right branch 
of the Eq. (14) is equal to
 (15)
And putting Eq. (15) in (14),
 
(16)
Isolating the term  from Eq. (16), we get
 (17)
The derivative of normalization current regard-
ing the absolute temperature can be found from Eq. 
(4) and Eq. (10).
 (18)
where . After some algebra,
 (19)
Therefore, we can use  
and 
 
 
in (19), we obtain
 (20)
Figure 2. αVT0 vs NA for different tox [13].
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Finally, applying Eqs. (20) and (17) in (11), and 
after isolating some terms one can find:
 (21)
where k is the Boltzmann constant and ifz is de-
fined as ZTC forward inversion level. Eq. (21) shows 
that if the transistor is biased such that the inversion 
level at source is ifz, the drain current is insensitive to 
temperature.
Fig. 3 shows the ZTC forward inversion level 
surface (ZTCS), i.e., all possible solutions of Eq. (21) 
for ZTC bias condition as a function of values for αμ 
and αVT0. The ZTCS shows that the minimum ZTC 
forward inversion level is around 15.6 for αμ = -2.5 
and αVT0 = -0.5 mV/
oC. Since inversion coefficient if = 
3 means the condition where VGB = VT0 from Eqs. (5) 
and (6), one can conclude that ZTC bias condition al-
ways occurs for gate-bulk voltages larger than threshold 
voltage. Also, it is visible that ZTC inversion coefficient 
(ifz) is only slightly dependent on αμ, when compared to 
αVT0 dependence, justifying the usual choice αμ ≈ -2 as a 
reasonable consideration for design purposes [4].
In order to see how far ZTC bias point is from 
threshold voltage (the overdrive voltage for ZTC bias 
point), for VS = 0, the ifz can be directly applied in Eq. 
(5) and (6),
 (22)
where
 (23)
VOVZ  is defined as ZTC overdrive voltage. Fig. 4 
shows all possible VOVZ for any αμ and αVT0 combination 
in the same range that was used in Fig. 3. The mini-
mum VOVZ found is around 100 mV meaning that the 
ZTC bias point is always in moderate inversion condi-
tion or above.
Now using the assumption αμ ≈ 2 together with 
Eq. (21) and (5), a simple expression for ZTC gate-
bulk voltage (VGZ - related to ifz) is found.
 (24)
Eq. (24) presents the same result already de-
rived from the strong inversion quadratic model in Eq. 
(1). ZTC drain current, related to ifz, can be found us-
ing Eq. (3)
 (25)
III. MOSFET ZTC IN COMMERCIAL PROCESSES 
 
 ZTC condition of three commercial process-
es were evaluated through Spice simulations for these 
devices. Besides 180 and 350 nm already presented in 
Fig. 1, also the many-threshold transistors of a 130 nm 
process were verified. Table I shows some results for 
these transistors, including the threshold voltage (VT0), 
the ZTC bias point (VGZ, IDZ) and corresponding inver-
sion level (ifz). For modern very short-channel nodes, 
some recent studies show that the ZTC condition still 
occurs [17].
Table I. ZTC Operating Point with W/L = 10μm/1 μm.
MOSFET VT0 (V) VGZ (V)  IDZ (μA) ifz
180 nm Regular 0.43 0.76 96.27 106
350 nm Regular 0.648 1.05 116.69 154
130 nm Regular 0.16 0.49 222.6 106
130 nm Low-Vt 0.1 0.44 274.8 112
130 nm Low-Power 0.6 0.87 128.1 74
130 nm Zero-Vt 0.063 0.23 97.7 32.5Figure 3. ZTC forward inversion level Surface (ZTCS).
Figure 4. VOVZ - ZTC overdrive voltage.
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IV. PROPOSED CURRENT REFERENCE
Main idea of this paper is to use ZTC vicinity of 
a NMOS transistor to compensate the thermal drift of 
a polysilicon resistor, resulting on an equilibrium bias 
point with small temperature dependence. This circuit 
topology naturally can be useful as a reference.
Fig. 5 shows proposed self-biased current refer-
ence. It is composed by ZTC NMOS transistor (MZTC) 
and a poly resistor  (Rpoly) inside a feed-back loop im-
plemented with an Operational Transconductance 
Amplifier (OTA). PMOS mirror formed by M1 - M3 
is for biasing and a start-up circuit is composed by M4 
- M6 [20].
A. ZTC vicinity condition
Vicinity of  ZTC condition can be analyzed us-
ing Eqs. (5) and (6),
 (26)
Eq. (26) can be expanded in Taylor series 
around ZTC forward inversion level (ifz). Therefore, 
the first order approximation is given by
 (27)
where
 (28)
After some analytical work, the following rela-
tion is obtained:
 (29)
Combining Eqs. (27), (28) and (29),
 (30)
For αμ ≈ -2, the term nϕt can be extracted from 
Eq. (21) and can be applied in Eq. (30). Then,
 (31)
where
 (32)
Eq. (31) shows that VGB presents a linear tem-
perature dependence in vicinity of VGZ, and that this 
dependence can be positive or negative, depending on 
chosen Dif.
Proposed circuit will be designed in next section 
for a 180 nm process, using a NMOS transistor where 
the ZTC bias point occurs in the strong inversion re-
gion (Section III). In this way, for design purposes both 
approximations  and  
can be adopted and applied in Eq. (31). 
 (33)
As if  = ID/IS from Eq. (3), the dependency of 
VGB(T) on temperature can be found such that:
 (34)
Fig. 6 illustrates the temperature dependence of Eq. 
(34), showing that if one chooses >0 (bias current ”after” 
ZTC point), its derivative is positive, = 0 is chosen (ZTC 
point), variation is zero, and if  < 0 (bias current ”be-
fore” ZTC point), its derivative is negative. One can conclude 
that a MOSFET operating in vicinity of ZTC point presents a 
transconductance that can offer a positive or negative thermal 
dependence, the signal and magnitude of which can be adjust-
ed by chosen bias current.
Figure 5. Self-biased CMOS Current Reference. Figure 6. VGB(T) for ΔID > 0, ΔID = 0 and ΔID < 0. 
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 (43)
where  is the OTA transconductance,  is 
the  equivalent output resistance of OTA,   is equiva-
lent resistance of ZTC transistor,  is the transcon-
ductance of PMOS mirror and CI , CII and CIII are the 
capacitance related to node I, II and III (Fig. 5).
C. Circuit Design
Circuit design was optimized through the 
WickedTM-MunEDA software [15] along with 
CadenceTM Tools. This tool is useful to improve yield, 
helping designers to spend less time in optimizing their 
design for yield, which is certainly an important mar-
ket demand [12]. Design process was done using the 
methodology presented in Fig 7 [15]. This approach is 
composed by an initial analytical sizing, using design 
formulas described in this work, followed by electri-
cal simulation, numerical sizing, layout and parasitic 
extraction. Unlike traditional analog design method, 
where simulation is used only as a verification tool, 
Wicked-MunEDA software modifies the device geom-
etries iteratively based on simulation results, improving 
desired parameters. Main advantage of this process is 
to avoid intensive re-simulation time, which is a com-
mon burden in traditional analog design flow [15]. 
Analytical sizing was done using equations from 
subsection IV-B, along with the assumption that long 
channel MOS transistors were used and αμ ≈ 2. Process 
documentation and simulation were used to evaluate 
device parameters.
First step is the definition of IREF and correspon-
dent resistor R(T0) from Eq. (40). Considering VSB = 
0 and VOS = 0,
 (44)
B. Circuit Analysis
PMOS mirror formed by M1 - M3 is supposed 
to have an unitary gain in all branches for this analysis. 
Applying Kirchhoff ’s voltage law (KVL) over poly re-
sistor, differential input of OTA and ZTC NMOS tran-
sistor, Eq. (35) is derived.
 (35)
where VOS is the amplifier offset voltage and IREF 
is the desired output current. Poly resistor thermal de-
pendence can be approximated as
 (36)
Using (34), (36) and (35), one can derive
 (37)
Manipulating temperature dependent and inde-
pendent parts, Eq. (38) and (39) are derived.
 (38)
 (39)
Now the terms R(T0) from (38) and IDZ from 
(39) can be isolated
 (40)
 (41)
Expressions (40) and (41) show the depen-
dence of  parameters of devices, R(T0) and IDZ, and the 
current IREF , i.e., for a different IREF , a new sizing for 
Rpoly and MZTC is required.
 Another consideration that must be taken into 
account is the sizing of PMOS mirror M1 - M2. One 
should consider the VGB range, defined by Eq. (42).
 (42)
where  is the overdrive voltage of M10 
and  is the threshold voltage of M9.
Regarding the stability of circuit, Eq. (43) de-
scribes the gain loop transfer function. Figure 7. Numerical Sizing with WickedTM  
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Then, using (2) in (41), ZTC NMOS (MZTC in 
Fig.5) transistor can be sized.
 (45)
PMOS mirror M1-M2 can also be sized by Eq. 
(46), taking care about the condition from Eq. (42).
 (46)
Stability can be analytically checked using Eq. 
(43) or can be simulated.
After initial sizing, numerical size adjustment 
is done to improve the circuit yield, using “Feasibility 
Optimization” (FEA) followed by “Deterministic 
Nominal Optimization” (DNO). FEA enables the 
circuit designer to check all electrical/geometrical con-
straints and DNO improves circuit sizing by chang-
ing design parameters with unique gradient-based 
optimization algorithms, as “least-square algorithm” 
and “parameter distance algorithm”. Finally, yield 
Optimization (YOP) analysis is done [15] in our de-
sign method.
D. Layout
The reference current layout is small, occupying 
only 0.01 mm2, as shown in Fig. 8. The placement of 
devices was performed taking all precautions to mini-
mize mismatch effects of global variations. In addition, 
PMOS mirror and ZTC NMOS were designed to oc-
cupy approximately 80% of total layout area, since the 
sizes of both are dominant factors in determining local 
mismatch effects.
Final transistor and resistor sizing, after all FEA 
and DNOS optimization steps, for all devices shown in 
the schematics of Fig. 5 are given in Table II.
V. SIMULATIONS RESULTS
All results presented here were estimated using 
post-layout extracted parasitic. The circuit was de-
signed to generate 5 μA, and presents a slight curva-
ture due to the nonlinearity of mobility thermal de-
pendence [4], as shown in Fig. 9. The good thermal 
stability of reference is evident from -45 to +85oC in 
this Figure. Effective temperature coefficient (TCeff), as 
given by Eq. (47), is 15 ppm/oC, under VDD = 1.8 V. 
Power supply sensitivity resulted around 1%/V for a 
VDD range of 1.4 to 1.8 V, as shown in Fig. 10.
 (47)
Since the impact of fabrication process is critical 
for performance repeatability of circuit, Monte Carlo 
Figure 8. Layout - 100μm X 100μm – 180 nm CMOS Process
Figure 9. Current Reference vs. Temperature.
Table II. Device sizing of proposed current reference (180 nm).
Device       Width (μm)     Length (μm)
Rpoly (7108.2Ω) 2.62 17.65
MZTC (N=8) 35 10
M1(N=4) 50.6 10
M2(N=4) 50.6 10
M3(N=4) 50.6 10
M4 2.75 0.18
M5(N=16) 5 5
M6 2.75 0.18
M7 2.75 2
M8(N=2) 1.5 2
M9(N=2) 1.5 2
M10 1 2
M11 1 2
*N is the multiplier number.
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(MC) simulation was done separately only for local 
mismatch effects and for average process variations in-
cluding mismatch, with 1000 runs each. For average 
process MC, all similar devices are changed in the same 
way for each run. For local mismatch MC, parameters 
of each transistor is changed individually for each run. 
Fig. 11 shows the reference current spread, with a σ/μ 
= 4.5% for mean process variation + mismatch, while 
only local mismatch is shown in Fig. 12, and yields σ/μ 
= 0.65%. From these simulations, one can conclude 
that average process variations (batch-to-batch) is the 
main yield reduction cause.
Fig. 13 presents the spread of effective tempera-
ture coefficient (TCeff) for average process variations 
and mismatch, where 98 % of parts yields a TCeff be-
low 100 ppm/oC. Fig. 14 presents the same spread but 
only for local mismatch, where all parts have TCeff < 
60 ppm/oC. Clearly, the factors, which are the major 
contributors to spread, are average process variations 
(batch-to-batch). 
Table III presents a comparison of recently pub-
lished current references. Clearly main advantages of 
our new topology are competitive area and low tem-
perature coefficient.
Figure 10. Normalized Power Supply Sensitivity. 
Figure 11. IREF Monte Carlo simulation including process and 
mismatch.
Figure 12. IREF Monte Carlo simulation only for mismatch.
Figure 13. TCeff Monte Carlo simulation including process and 
mismatch.
Figure 14. TCeff Monte Carlo simulation only for mismatch. 
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VI. CONCLUSION
A new analytical approach for ZTC MOSFET 
condition was presented using an all-region model, 
since this effect could occur from moderate to strong 
inversion levels, depending on process characteristics. 
Simulation data from different threshold MOSFETs 
from three commercial processes (350, 180 and 130 
nm, from 3 different foundries) shows that ZTC bias 
point is located from moderate to strong inversion, as 
predicted analytically. A self-biased CMOS current ref-
erence topology was also proposed and designed here-
in, based on MOSFET ZTC, composed by MOSFETs 
and one poly-silicon resistor. Proposed circuit was de-
signed in a 180 nm process, for an average current of 5 
μA at room temperature under a power supply higher 
than 1.4 V. Post-layout simulation for typical device 
parameters resulted an effective temperature coefficient 
of 15 ppm/oC from -45 to +85oC, and a maximum of 
100 ppm/oC for the same temperature range including 
process and mismatch variability effects. Monte Carlo 
simulations show a spread of σ/μ = 4.5 % for average 
process variation and mismatch σ/μ = 0.64 % only for 
local mismatch. Power consumption is 342μW and sil-
icon area taken by our circuit is just 0.010 mm2.
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